FPGA UART sender/receiver with clock re-synchronization

Ruslana Fogler

Description

To be completed once I recover my lab 4 report...